|
The 20th UK Asynchronous Forum |
![](./../../gifs/blank.gif) |
The University of
Manchester 1st-2nd September 2008
The UK Asynchronous Forum is an informal 1-day meeting where
those working in asynchronous and related design in the UK (and particularly research
students) can meet to present and discuss ideas. The event is optimised
for UK participants though others are welcome to attend. See the
UK
Asynchronous Forum home page for further details.
Scope |
![](./../../gifs/blank.gif) |
The scope of the Async Forum will be interpreted broadly to include:
- clockless and multi-clocked systems
- novel architectures with asynchronous dynamics
- synchronization and metastability
- communication-centric design for SoCs, NoCs
- all sorts of timing issues in system and circuit design
- variability analysis and variability-tolerance
and anything else relevant of interest.
Deadlines |
![](./../../gifs/blank.gif) |
- 4th August, 2008
- submission deadline
- 11th August, 2008
- registration deadline
Submissions |
![](./../../gifs/blank.gif) |
Extended abstracts of not more than 4 pages must be submitted
to Alex Yakovlev
(alex.yakovlev at newcastle.ac.uk) by 4th August.
Abstracts must be sent in either ASCII, postscript (which must be viewable
with ghostview) or pdf.
Schedule |
![](./../../gifs/blank.gif) |
morning
afternoon
evening
1st September
travel
talks
dinner
2nd September
talks
travel
Programme |
![](./../../gifs/blank.gif) |
Day 1: Monday, 1st September 2008
13.00 Registration
13.30 Biscotti: a Framework for Token Flow based Asynchronous Systems (paper, presentation)
Charles Brej, University of Manchester
14.00 Static Data Flow Structures with Dynamic Elements (paper, presentation)
Ivan Poliakov, Danil Sokolov and Alex Yakovlev, Newcastle University
Charles Brej, University of Manchester
14.30 Partial Scan Test Generation for Asynchronous Circuits Based on Breaking Global Loops (paper, presentation)
Dilip P.Vasudevan and Aristides Efthymiou, University of Edinburgh
15.00 Bitwise Gate Grouping Algorithm for Mixed Radix Conversion (paper, presentation)
Asur Rafiev, Julian Murphy, Danil Sokolov and Alex Yakovlev, Newcastle University
15.30 Coffee
16.00 A Result Forwarding Unit for a Synthesisable Asynchronous Processor (paper, presentation)
Luis Tarazona and Doug Edwards, University of Manchester
16.20 Teak: A Token-Flow Implementation for Balsa (paper, presentation)
Andrew Bardsley, University of Manchester
16.40 An Abstract Model for De-synchronous Circuit Design and its Area Optimization (paper, presentation)
Gang Jin, Lei Wang, Zhiying Wang, Kui Dai, National University of Defense Technology, China
17.00 Performance Analysis of Two Synchronizers (paper, presentation)
Zheng Zhang, University of Manchester
17.20 Performance-Oriented Peephole Optimisation of Balsa Dual-Rail Circuits (paper, presentation)
Luis Tarazona and Doug Edwards, University of Manchester
17.40 Presentation by attendees and Business Meeting
19.00 Forum Dinner
Day 2: Tuesday, 2nd September 2008
09.00 A Dynamic Link Allocation Router (paper, presentation)
Wei Song and Doug Edwards, University of Manchester
09.30 Specification of a Network-on-Chip (paper, presentation)
Dominic Richards, University of Manchester
10.00 Multi-resource Arbiter Design (paper, presentation)
Stanislavs Golubcovs, Andrey Mokhov and Alex Yakovlev, Newcastle University
10.30 Synthesis of multiple rail phase encoding circuits (paper, presentation)
Andrey Mokhov and Alex Yakovlev, Newcastle University
11.00 Coffee
11.30 An Adiobatic Power-Supply Controller for Asynchronous Logic Circuits (paper, presentation)
Panagiotis Asimakopoulos and Alex Yakovlev, Newcastle University
12.00 Dense-Near/Sparse-Far Hybrid Reconfigurable Neural Network Chip (paper, presentation)
Robin Emery, Alex Yakovlev and Graeme Chester, Newcastle University
12.30 Reconfigurable High-speed Asynchronous I/O Ports for Flexible Protocol Support (paper, presentation)
Suleiman Abu Kharmeh and Simon Hollis, University of Bristol
13.00 Configuring a Large-Scale GALS System (paper, presentation)
Muhammad Mukaram Khan, University of Manchester
13.30 Close
![](./../../gifs/blank.gif) |
Location |
![](./../../gifs/blank.gif) |
The forum will be held in IT407, IT Building, School of Computer Science at the University of Manchester.
For information on how to get there, see this page.
The entrance to the Computer Science Department is on the first floor, up the (external) steps between the Univesity Precinct and St Peter's Chaplaincy.
Accommodation will be in Dalton-Ellis Hall, 15 minutes walk from the Department (11 on the
accommodation map).
Dinner will be held at Shaandaar (155-157 Wilmslow Road), a curry restaurant
in Manchester's famous curry mile in Rusholme, at 19:00.
Directions from Dalton Elis: Go down Conyngham Rd, turn right to Denison Rd, go through the roundabout, until you get to Wilmslow Rd. Turn right (towards city centre); the restaurant is on the right hand side a few steps away.
Transport |
![](./../../gifs/blank.gif) |
Manchester is well served by road, rail and air. Rail travellers
are advised to travel to Oxford Road station, from where the university
is about 10 minutes walk (or very frequent buses) away from the
town centre, down Oxford Road.
Various maps, including details of Manchester city centre, are available
here.
Registration |
![](./../../gifs/blank.gif) |
Registration is now closed.
|