

Fig. 5. BASIC CIRCUIT OF FLIP-FLOP



Fig. 6 COINCIDENCE UNIT

G = gate R = reverser a = adding diodes

F/F = Flip-Flop DL = delay line



Fig. 7 MAIN CONTROL UNIT



Fig. 8 TRANSFER UNIT



Fig. 9 COMPUTER

(Full lines indicate number pulse trains. Broken lines indicate control signals)



A. S. U. I



A. S. U. II

Fig. 10 ACCUMULATOR SHIFTING UNIT


Clock pulses
No. 'a' in
No. 'b' in
G
DL
2 p.i.
R
a
G
DL
1 p.i.
G
G
DL
2 p.i.
G
Carry 'c'
Carry 'c'
a
R
a
G
DL
1 p.i.
G
No. (a+b) out

Fig. 11 ADDER



Fig. 12 COMPLEMENTER - COLLATER



Fig. 13. DELAYS IN COMPUTER



Fig. 14 TIMING CONTROL TANK SHIFTING UNIT


PANEL I
PANEL II
PANEL III
PANEL IV
PANEL V
DL1
DL2
G1
G2
G3
G4
G5
G6
G7
G8
G9
G10
G11
G12
G13
G14
G15
G16
G17
G18
G19
G20
G21
G22
G23
G24
G25
G26
A7
F/F1
F/F2
F/F3
F/F4
F/F5
F/F6
F/F12
F/F13
DL3
DL4
DL5
DL6
DL8
DL
D0
D35
C1
R2
C5
C6
C9
C10
C14
C7
M'cand
Stim.2
Order
Y pulse
½ p.i.
M/c - I p.i.
odd D0
ev D0
odd D35
ev D1
(o) D0
(2n) D1
(2n) D0 [R+L]
(1) D35 [A]
(2) D0 [A]
D18 (from Panel I)
odd D0 (from Panel I)
ev D0 (from Panel I)
odd D35 (from Panel I)
to T.C.T.S.U


(70) D35
Ds (R)
Clock
Du (N)
Y Pulse
Dx (M)
(From T (TSU)
S
F/F7
R
93
DL10
G31
S
F/F8
R
(From Panel I)
G32
PANEL VII
Sign digit (R)
S
F/F10
R
G33
96
G34
S
F/F11
R
G35
+
G36
-
G37
G38
94
PANEL VIII



Fig 15 COMPUTER C


PANEL VI
C14 C11
A3
A2
A4
BP6
End Pu
(to M C
odd D35
Stim 2
C25
G
S
R
F/F IG
Dv
(to Ac
PANEL X
ev D0
DL
R
Dv (D)
99 To Acc
Clear Gate
9.0 To M'lier
Clear Gate
ONT ROL UNIT