

## ARM Assembly Language Programming

- Outline:
  - the ARM instruction set
  - writing simple programs
  - O examples

In hands-on: writing simple ARM assembly programs

### The ARM instruction set

- ARM instructions fall into three categories:
  - data processing instructions
    - operate on values in registers
  - O data transfer instructions
    - move values between memory and registers
  - O control flow instructions
    - change the program counter (PC)

MANCHEstER

#### The ARM instruction set

#### ❑ ARM instructions fall into three categories:

#### data processing instructions

- operate on values in registers
- O data transfer instructions
  - move values between memory and registers
- O control flow instructions
  - change the program counter (PC)

MANCHEstER

MANCHEstER

- □ All operands are 32-bits wide and either:
  - Come from registers, or
  - are literals ('immediate' values) specified in the instruction
- The result, if any, is 32-bits wide and goes into a register
  - except long multiplies generate 64-bit results
- All operand and result registers are independently specified

**Examples**:

ADD r0, r1, r2 ; r0 := r1 + r2 SUB r0, r1, #2 ; r0 := r1 - 2

Note:

• everything after the ';' is a comment

- it is there solely for the programmer's convenience

• the result register (r0) is listed first

MANCHEstER

MANCHEstER

1824

#### □ Arithmetic operations:

ADD	r0,	r1,	r2
ADC	r0,	r1,	r2
SUB	r0,	r1,	r2
SBC	r0,	r1,	r2
RSB	r0,	r1,	r2
RSC	r0,	r1,	r2

;	r0	:=	r1	+	r2				
;	r0	:=	r1	+	r2	+	С		
;	r0	:=	r1	_	r2				
;	r0	:=	r1	_	r2	+	С	_	1
;	r0	:=	r2	_	r1				
;	r0	:=	r2		r1	+	С	—	1

- O C is the C bit in the CPSR
- O the operation may be viewed as unsigned or 2's complement signed

MANCHEstER

1824

#### Bit-wise logical operations:

AND	r0, r1, r2	; r0 := r1 and r2
ORR	r0, r1, r2	; r0 := r1 or r2
EOR	r0, r1, r2	; r0 := r1 xor r2
BIC	r0, r1, r2	; r0 := r1 and not r2

- O the specified Boolean logic operation is performed on each bit from 0 to 31
- O BIC stands for 'bit clear'
  - each '1' in r2 clears the corresponding bit in r1

MANCHEstER

1824

Register movement operations:

MOV	r0, r2	;	r0	:=	r2	
MVN	r0, r2	;	r0	:=	not	r2

- O MVN stands for 'move negated'
- O there is no first operand (r1) specified as these are unary operations

MANCHEstER

1824

#### O Comparison operations:

CMP	r1,	r2	;	set	CC	on	r1	- r2	2
CMN	r1,	r2	;	set	CC	on	r1	+ r2	2
TST	r1,	r2	;	set	CC	on	r1	and	r2
TEQ	r1,	r2	;	set	CC	on	r1	xor	r2

 these instructions just affect the condition codes (N, Z, C, V) in the CPSR

- there is no result register (r0)

- Immediate operands
  - O the second source operand (r2) may be replaced by a constant:
    - ADD r3, r3, #1 ; r3 := r3 + 1
    - AND r8, r7, #&ff ; r8 := r7<sub>[7:0]</sub>
  - - & indicates hexadecimal notation
    - C-style notation (#0xff) is also supported
  - $\bigcirc$  allowed immediate values are (in general): (0  $\rightarrow$  255) x 2<sup>2n</sup>

MANCHEstER

- Shifted register operands
  - O the second source operand may be shifted
    - by a constant number of bit positions:
      - ADD r3, r2, r1, LSL #3; r3 := r2+r1<<3


• or by a register-specified number of bits:

ADD r5, r5, r3, LSL r2; r5 += r3<<r2

- LSL, LSR mean 'logical shift left', 'logical shift right'
- ASL, ASR mean 'arithmetic shift left', ' ... right'
- ROR means 'rotate right'
- RRX means 'rotate right extended' by 1 bit

MANCHEstER

#### **ARM** shift operations



setting the 'C' flag is optional

The University of Manchester

MANCHEstER

MANCHEstER

1824

#### Setting the condition codes

• all data processing instructions **may** set the condition codes.

- the comparison operations always do so

○ For example, here is code for a 64-bit add:

ADDS	r2, r2, r0	;	32-bit carry-out -> C
ADC	r3, r3, r1	;	added into top 32 bits

- S means 'Set condition codes'
- The C flag comes from: the adder in arithmetic operations the shifter in logical operations

the primary use of the condition codes is in control flow
 – see later

Multiplication

O ARM has special multiply instructions

MUL r4, r3, r2 ; r4 :=  $(r3 \times r2)_{[31:0]}$ 

- only the bottom 32 bits are returned
- immediate operands are not supported
- multiplication by a constant is usually best done with a short series of adds and subtracts with shifts
- there is also a multiply-accumulate form:

MLA r4, r3, r2, r1 ; r4 :=  $(r3xr2+r1)_{[31:0]}$ 

○ 64-bit result forms are supported too

MANCHEstER

### The ARM instruction set

- ARM instructions fall into three categories:
  - data processing instructions
    - operate on values in registers

#### data transfer instructions

- move values between memory and registers
- O control flow instructions
  - change the program counter (PC)

MANCHEstER



□ The ARM has 3 types of data transfer instruction:

- O single register loads and stores
  - flexible byte, half-word and word transfers
- O multiple register loads and stores
  - less flexible, multiple words, higher transfer rate
- single register memory swap
  - mainly for system use, so ignore for now

MANCHEstER



#### **Data transfer instructions**

- Addressing memory
  - all ARM data transfer instructions use register indirect addressing.
  - Examples of load and store instructions:

LDR	r0, [r1]	; r0 := mem[r1]
STR	r0, [r1]	; mem[r1] := r0

therefore before any data transfer is possible:
 a register must be initialized with an address close to the target



#### **Data transfer instructions**

- Initializing an address pointer
  - O any register can be used for an address
  - the assembler has special 'pseudo instructions' to initialise address registers:
- ADR r1, TABLE1 ; r1 points to TABLE1 .. TABLE1 ; LABEL
  - ADR will result in a single ARM instruction
    - ADRL r1, TABLE1
  - ADRL will handle cases that ADR can't



The University of Manchester

#### **Data transfer instructions**

Single register loads and stores

O the simplest form is just register indirect:

LDR r0, [r1] ; r0 := mem[r1]

• this is a special form of base plus offset:

LDR r0, [r1,#4] ; r0 := mem[r1+4]

O the offset is within 4 Kbytes

• auto-indexing is also possible:

LDR r0, [r1,#4]! ; r0 := mem[r1+4] ; r1 := r1 + 4



#### **Data transfer instructions**

The University of Manchester

□ Single register loads and stores (...ctd)

another form uses post-indexing

```
LDR r0, [r1],#4 ; r0 := mem[r1]
; r1 := r1 + 4
```

finally, a byte or half-word can be loaded instead of a word (with some restrictions):

LDRB	r0,	[r1]	;	r0	:=	mem8[r1]
LDRSH	r0,	[r1]	;	r0	:=	<pre>mem16[r1](signed)</pre>

• stores (STR) have the same forms




- Multiple register loads and stores
  - ARM also supports instructions which transfer several registers:

- the {...} list may contain any or all of r0 r15
- the lowest register always uses the lowest address, and so on, in increasing order
- it doesn't matter how the registers are ordered in {...}




- Multiple register loads and stores (...ctd)
  - O stack addressing:
    - stacks can Ascend or Descend memory
    - stacks can be Full or Empty
    - ARM multiple register transfers support all forms of stack
  - O block copy addressing
    - addresses can Increment or Decrement
    - Before or After each transfer





#### MANCHESTER Stack and block copy views of the load and store multiple instructions



The University of Manchester



ARM instructions fall into three categories:

#### O data processing instructions

- operate on values in registers
- O data transfer instructions
  - move values between memory and registers
- control flow instructions
  - change the program counter (PC)

MANCHEstER



- Control flow instructions just switch execution around the program:
  - B LABEL
    - ; these instructions are skipped
- LABEL
  - O normal execution is sequential
  - O branches are used to change this
    - to move forwards or backwards
  - Note: data ops and loads can also change the PC!



The University of Manchester

## **Control flow instructions**

#### Conditional branches

 sometimes whether or not a branch is taken depends on the condition codes:

	MOV	r0, #0	;	initialise counter
LOOP	• •			
	ADD	r0, r0, #1	;	increment counter
	CMP	r0, #10	;	compare with limit
	BNE	LOOP	;	repeat if not equal
	• •		;	else continue

here the branch depends on how CMP sets Z



The University of Manchester

#### **Branch conditions**

Branch	Interpretation	Normal uses
B BAL	Unconditional Always	Always take this branch Always take this branch
BEQ	Equal	Comparison equal or zero result
BNE	Not equal	Comparison not equal or non-zero result
BPL	Plus	Result positive or zero
BMI	Minus	Result minus or negative
BCC BLO	Carry clear Lower	Arithmetic operation did not give carry-out Unsigned comparison gave lower
BCS BHS	Carry set Higher or same	Arithmetic operation gave carry-out Unsigned comparison gave higher or same
BVC	Overflow clear	Signed integer operation; no overflow occurred
BVS	Overflow set	Signed integer operation; overflow occurred
BGT	Greater than	Signed integer comparison gave greater than
BGE	Greater or equal	Signed integer comparison gave greater or equal
BLT	Less than	Signed integer comparison gave less than
BLE	Less or equal	Signed integer comparison gave less than or equal
BHI	Higher	Unsigned comparison gave higher
BLS	Lower or same	Unsigned comparison gave lower or same



- Branch and link
  - O ARM's subroutine call mechanism
  - Saves the return address in r14

	BL	SUBR	; branch to SUBR
	••		; return to here
SUBR	••		; subroutine entry point
	MOV	pc, r14	; return

- note the use of a data processing instruction for return
- r14 is often called the link register (Ir)
  - the only special register use other than the PC



#### Conditional execution

- O an unusual ARM feature is that all instructions may be conditional:
  - CMP r0, #5 ; if (r0 != 5) {
    ADDNE r1, r1, r0 ; r1 := r1 + r0 r2
    SUBNE r1, r1, r2 ; }
- this removes the need for some short branches
  - improving performance and code density



- Supervisor calls
  - O these are calls to operating system functions such as input and output:

SWI	SWI_Angel	; call	Angel	monitor
-----	-----------	--------	-------	---------

- O the range of available calls is system dependent
  - Angel uses a single SWI number with the system function specified in r0

## "Missing" instructions

The University of Manchester

MANCHEstER

1824

Some familiar mnemonics are not present in the ARM instructions:

○ NOT	MVN	R0, R0	; R0 := not(R0)
<b>O</b> NEG	RSB	R0, R0, #0	; R0 := 0 - R0
ORET or (e.g.)	MOV LDR	PC, LR PC, [SP], #4	; `Leaf' return ; Unstack PC
O PUSH & POP		DSP!, {register DSP!, {register	
OLSL, etc.	MOV MOV	R0, R0, LSL #5 R0, R0, ASR R1	; ; etc.

Note that the shift can be combined with other operations too.

# Writing simple programs

- Assembler details to note:
  - O AREA declaration of code area
  - EQU initialising constants
    - used here to define SWI number
  - ENTRY code entry point
  - =, DCB, DCD ways to initialise memory
  - END the end of the program source
  - Iabels are aligned left
    - opcodes are indented

#### Examples

#### 'Hello World' assembly program:

	AREA	HelloW,CODE,R	EADONLY; declare area
SWI_Angel	L EQU	0x123456	; Angel SWI number
	ENTRY		; code entry point
START	ADR	rl, TEXT-1	; r1 -> "Hello World" -1
	LOOP	MOV r0, #0x3	; Angel write char in [r1]
	LDRB	r2, [r1,#1]!	; get the next byte
	CMP	r2, #0	; check for text end
	SWINE	SWI_Angel	; if not end print
	BNE	LOOP	; and loop back
	MOV	r0, #0x18	; Angel exception call
	LDR	rl, =0x20026	; Exit reason
	SWI	SWI_Angel	; end of execution
TEXT = "Hello World",0xA,0xD,0		,0xA,0xD,0	
	END		; end of program source

The University of Manchester

#### **Examples**

#### Subroutine to print r2 in hexadecimal

HexOut	MOV	r3, #8	; nibble count = 8
	ADR	rl, ChOut	; buffer for write char
LOOP	MOV	r0, r2, LSR #28	; get top nibble
	CMP	r0, #9	; 0-9 or A-F?
	ADDGT	r0, r0, #'A'-10	; ASCII alphabetic
	ADDLE	r0, r0, #′0′	; ASCII numeric
	STR	r0, [r1]	; store ASCII in buffer
	MOV	r0, #0x3	; Angel write char in [r1]
	SWI	SWI_Angel	; print character
	MOV	r2, r2, LSL #4	; shift left one nibble
	SUBS	r3, r3, #1	; decrement nibble count
	BNE	LOOP	; if more do next nibble
	MOV	pc, r14	; else return

# writing simple ARM assembly programs

- Look at example ARM assembly programs
  - O Check that they work as expected
- Write extensions to the programs
  - O Check that they work as expected

Follow the 'Hands-on' instructions