

Architectural extensions

Outline:

- O instruction set extensions
- digital signal processing instructions
- O security extensions
- Java support
- O future instruction set developments

hands-on: Thumb C and cycle counts



Architectural extensions

Outline:

instruction set extensions

digital signal processing instructions

- O security extensions
- Java support
- O future instruction set developments

hands-on: Thumb C and cycle counts



- Since its introduction the ARM instruction set has been extended several times
 - extensions to v4 have been included already
 - e.g. halfword support, Thumb, ...
 - O v5, v5TE and v6 extensions are described here
 - better ARM/Thumb interworking
 - more 'endian' support
 - variety of minor enhancements
 - DSP support in following subsection

MANCHEstER Instruction set extensions – v5

The University of Manchester


- \bigcirc BLX
 - Branch with Link and eXchange
- \bigcirc CLZ
 - Count Leading Zeros
- **O** BKPT
 - software breakpoint
- O PLD
 - Cache PreLoaD
- Extra coprocessor op-codes
 - CDP2, MRC2, etc.

MANCHEstER

1824

BLX - two forms

O BLX Rm



O BLX label

 31
 28 27
 25 24 23
 0

 1
 1
 1
 1
 0
 1
 H
 24-bit signed word offset
 0

 offset: bit '1' (gives half-word resolution)

Note: no condition code always executes

CLZ Rd, Rm

 31
 28 27
 16 15
 12 11
 4 3
 0

 cond
 0 0 0 1 0 1 1 0 1 1 1
 1 1 1 1 0 0 0 1
 Rm

• Returns number of 0s from MSB (0-32)

BKPT

31 28	27 20 19	8	7		4	3	0
1110	0 0 0 1 0 0 1 0 12-bit immed		0 1	1	1	Rm	

O Allows user to force 'prefetch abort'

MANCHEstER

PLD <addressing mode>

 31
 28 27 26 25 24 23 22
 20 19
 16 15
 12 11
 0

 1
 1
 1
 1
 1
 0
 1
 1
 0
 1
 0
 0

PreLoaD

- a hint to the memory that this address may be wanted, soon
- O has no effect on the programmer-visible state
- O may cause a cache line fetch
 - memory can choose to ignore this operation
- O cannot generate aborts

MANCHEstER

MANCHEstER

1824

- Several instructions to support DSP
 - O mostly multiply and multiply-accumulate
 - O most dealt with shortly

□ UMAAL (v6) is a long multiply with two accumulates

UMAAL R2, R3, R1, R0

R3:R2 := (R1 X R0) + R2 + R3

- encoded in the 'normal' multiply set

MANCHEstER

1824

ARM v6 has extra control operations:

O CPS

- Change Processor State (switch mode)
- SETEND
 - Endian control bit appears in PSR
- O SRS/RFE
 - Save Return State (Push LR and SPSR)
 - Return From Exception (Pop PC and CPSR)



Semaphore operations

All ARMs support "swap"

SWP R1, R2, [R3]

New operations from v6

LDREX R0, [R1]

- Load exclusive ... TLB notes processor ID

STREX R2, R0, [R1]


- Store exclusive ... fails if 'wrong' processor
- R2 holds failure flag

- Unaligned memory accesses
 - O in earlier ARMs
 - word and halfword accesses *should* be appropriately aligned
 - unaligned accesses are 'interesting'
 - misalignment may cause a trap (via MMU see later)
 - O on ARM v6
 - unaligned accesses are supported in hardware
 - still not a good idea!
 - may reduce performance

MANCHEstER


Endian control

O on ARM v6 data 'endianess' is explicit in the CPSR



- can be changed by SETEND BE | LE instructions
- instructions are still 'little endian'
- can be modified by the MMU, if present





The University of Manchester


MANCHEstER

Data packing


O one 32-bit register may be used for two 16-bit variables

O PKHBT Rd, Rn, Rm {, LSL #<0-31>}

• PKHTB Rd, Rn, Rm {, ASR #<1-32>}



O two 16-bit quantities are packed together (with optional shift)



MANCHEstER



Architectural extensions

Outline:

O instruction set extensions

digital signal processing instructions

- O security extensions
- Java support
- future instruction set developments


hands-on: Thumb C and cycle counts



Digital signal processing

- Many ARM applications require good 16-bit signal processing performance
 - e.g. GSM mobile phone handset
- One solution is ARM plus separate DSP core
 - two software development toolkits
 - difficulty producing integrated solution
- ARM has offered two solutions:
 - Piccolo DSP coprocessor
 - little commercial take-up
 - instruction set extensions
 - began with v5TE; extended in v6





Q bit added to the CPSR (and SPSRs)

- O detects saturating arithmetic overflow
- O sticky:
 - set by overflow
 - reset only by an MSR instruction

Multiply instructions:

SMLAWy{cond} Rd,Rm,Rs,Rn

SMULWy{cond} Rd,Rm,Rs

SMLALxy{cond} RdLo,RdHi,Rm,Rs

SMULxy{cond} Rd,Rm,Rs

- O provide various 16x16 and 16x32 multiply and multiplyaccumulate operations
 - 16-bit operand can be selected from low or high half of register
 - 'x' and 'y' (above) are 'B' or 'T' for Bottom or Top 16 bits

- Saturating arithmetic instructions:
 - O 32-bit saturating add/subtract:

 $QADD\{cond\}$ Rd, Rm, Rn

QSUB{cond} Rd, Rm, Rn

O 32-bit saturating double then add/subtract

QDADD{cond} Rd, Rm, Rn

- QDSUB{cond} Rd,Rm,Rn
- allows for coefficients > 1
- as required by some common algorithms

MANCHEstER v5TE signal processing extensions

Ì

1824

Example inner product:

loop	LDR	r1,[r6],#4
	LDR	r2,[r7],#4
	SMULBB	r3,r1,r2
	QDADD	r5,r5,r3
	SMULTT	r3,r1,r2
	QDADD	r5,r5,r3
	SUBS	r4,r4,#2
	BNE	loop

- ; get next two multipliers
- get next 2 multiplicands
- 16x16 multiply
- saturating x2 accumulate
- 16x16 multiply
- saturating x2 accumulate
- decrement loop counter
- 32-bit loads use memory efficiently

MANCHEstER v5TE signal processing extensions


1824

Inner product - reordered:

loop	LDR LDR SMULBB	r1,[r6],#4 r2,[r7],#4 r3,r1,r2	;	get first two multipliers get first 2 multiplicands 16x16 multiply
	SUBS	r4,r4,#2	;	decrement loop counter
	QDADD	r5,r5,r3	;	saturating x2 accumulate
	SMULTT	r3,r1,r2	;	16x16 multiply
	LDR	r1,[r6],#4	;	get next two multipliers
	QDADD	r5,r5,r3	;	saturating x2 accumulate
	LDR	r2,[r7],#4	;	get next 2 multiplicands
	BNE	loop	;	

instruction scheduling avoids pipeline stalls \bigcirc





- Q flag saturating operation has saturated
- J flag Java support (see later)
- GE flags (individual byte Greater than or Equal)
 - O affected by SIMD arithmetic
 - O used by SEL to *select* bytes/halfwords
- E flag endianness of loads and stores (1 = big)
- □ A flag disable imprecise aborts
 - O precise aborts allow code to recover (e.g. from page fault)
 - ... but keeping state may impair performance


MANCHEstER

- The majority of the v6 DSP extensions are 'SIMD' operations
 - Single Instruction Multiple Data
 - Similar to Intel MMX
- SIMD add & subtract
 - two independent 16-bit operations, or
 - four independent -bit operations
 - Operands may be signed or unsigned
 - in case of overflow
 - operations may set GE flags
 - results may saturate (and set Q flag)

MANCHEstER

Satur	rating	Non-sa	turating	Data size	Operation
unsigned	signed	unsigned	signed	Data Size	Operation
UQADD8	QADD8	UADD8	SADD8	4 x 8-bit	add corresponding bytes in Rn and Rm
UQSUB8	QSUB8	USUB8	SSUB8	4 x 8-bit	subtract corresponding bytes in Rn and Rm
UQADD16	QADD16	UADD16	SADD16	2 x 16-bit	add corresponding halfwords in Rn and Rm
UQSUB16	QSUB16	USUB16	SSUB16	2 x 16-bit	subtract corresponding halfwords in Rn and Rm
UQADDSUBX	QADDSUBX	UADDSUBX	SADDSUBX	2 x 16-bit	halfword op. with Rm halves swapped then high halves added, low subtracted
UQSUBADDX	QSUBADDX	USUBADDX	SSUBADDX	2 x 16-bit	halfword op. with Rm halves swapped then high halves subtracted, low added

• examples:



also options to halve the result before writeback (e.g. UHSUB8)

MANCHEstER


MANCHEstER

1824

□ More 16 x 16 multiplies:

Instruction	Effect
SMUAD Rd, Rm, Rs	$Rd := Rm_B \times Rs_B + Rm_T \times Rs_T$
SMUSD Rd, Rm, Rs	$Rd := Rm_B \times Rs_B + Rm_T \times Rs_T$
SMLAD Rd, Rm, Rs, Rn	$Rd := Rn + Rm_B \times Rs_B + Rm_T \times Rs_T$
SMLSD Rd, Rm, Rs, Rn	$Rd := Rn + Rm_B \times Rs_B - Rm_T \times Rs_T$
SMLALD RdLo, RdHi, Rm, Rs	$RdHi:RdLo := RdHi:RdLo + Rm_B \times Rs_B + Rm_T \times Rs_T$
SMLSLD RdLo, RdHi, Rm, Rs	$RdHi:RdLo := RdHi:RdLo + Rm_B \times Rs_B - Rm_T \times Rs_T$

- 'T' and 'B' indicate the Top and Bottom halves of the register
- an 'X' can be added which swaps the halfwords of Rs first



- Support instructions
 - Sign extend/zero extend
- e.g. UXTB Rd, Rm ; zero extend byte SXTB16 Rd, Rm ; sign ext. 2 bytes \Rightarrow 2 halfwords
 - on 8- or 16-bit quantities
 - with optional rotation (8, 16, 24 places) first
 - with optional subsequent accumulate
 - O saturate
- e.g. SSAT Rd, #n, Rm ; signed saturation to n bits
 - saturate (if necessary) to specified size (in bits)
 - also allows preceding shift

MANCH<mark>Est</mark>ER

More support instructions

○ select (SEL)

- chooses bytes in output according to corresponding GE flag
- would follow (e.g.) SADD8
- could be used for (e.g.) clipping samples

• sum of differences

USAD8	Rd,	Rm,	Rs
-------	-----	-----	----

- sum the absolute differences of the individual bytes in Rm, Rs
- pattern matching (e.g. in MPEG encoding)
- also available with accumulate

MANCHEstER

Example of use:

O complex numbers packed into 32 bits

31		16 15				0
Imagina	ry part		Real part			
Add	SADD16	R0,	R1,	R2		
Modulus	SMUAD	R0,	R1,	R1		
Multiply	SMUSD SMUADX PKHBT	R0,	R1,	R2	; Real ; Imag. LSL #16	

MANCHEstER




Architectural extensions

Outline:

- O instruction set extensions
- digital signal processing instructions
- security extensions
- Java support
- O future instruction set developments

hands-on: Thumb C and cycle counts

TrustZone™



□ "NS" (Non-secure) bit determines the security status


• held in system coprocessor

O can only be changed via (trusted) secure monitor code



TrustZone™

- The University of Manchester
- Secure monitor mode
 - O processor operating mode new to v6
 - O privileged
 - always secure
 - O entered via SMI (Software Monitor Instruction)
 - only works from privileged mode
 - causes undefined instruction exception from user mode
 - O intended for switching security status
 - change NS bit
 - return





TrustZone™

- TrustZone affects the memory management (see later)
- Memory regions can be marked as:
 - O Non-secure
 - always available
 - O Secure
 - available only to 'secure' code
 - non-secure access attempt will abort
- Otherwise code is unaffected
 - \bigcirc reset \Rightarrow secure mode



Architectural extensions

Outline:

- O instruction set extensions
- digital signal processing instructions
- O security extensions

→ Java support

future instruction set developments

hands-on: Thumb C and cycle counts




Jazelle™

- Jazelle is a hardware instruction decoder
- Java byte codes are translated into ARM instructions
 - O similar − in principle − to Thumb
 - translates *some* (140) Java byte codes
 - translation is *dynamic* (e.g. register specifiers are not fixed)
 - O the codes processed account for most of the codes encountered in typical code
 - O non-translated codes (94) trap for software emulation
 - performance is 8x that of software JVM

Jazelle™

Jazelle mode indicated by a flag in CPSR



Exception processing done in ARM code



Jazelle[™] register use

Many ARM registers have predefined functions in Jazelle

Register	Jazelle™ role			
0-3	Cache of Java expression stack			
4	Local variable 0 ('this' pointer)			
5	Pointer to table of SW handlers			
6	Java stack pointer			
7	Java variables pointer			
8	Java constant pool pointer			
9-11	Reserved for JVM (no HW function)			
12	Scratch reg.			
13	Stack pointer			
14	Link address / scratch register			
15	Program counter			



Architectural extensions

Outline:

- O instruction set extensions
- digital signal processing instructions
- O security extensions
- Java support
- future instruction set developments

hands-on: Thumb C and cycle counts

Thumb 2

MANCHEstER

- Details not available
- **Claims**:
 - O new instruction set
 - both 16- and 32-bit instructions
 - ARM-like instructions
 - some new operations {bitfield manipulation, jump tables, ...}
 - O ARM-like performance
 - O Thumb-like code size



Hands-on: Thumb C and cycle counts

- □ See how to compile C programs into Thumb code
- Look at performance evaluation within the ARM software development tools
 - O See how many clock cycles ARM and Thumb programs take

Follow the 'Hands-on' instructions