

- Outline:
 - the ARM 3-stage pipeline
 - the ARM7TDMI core
 - the ARM 5-stage pipeline
 - the ARM9TDMI core
 - the ARM10TDMI core
 - StrongARM & XScale
 - the ARM11 core
 - Cortex
 - hands-on: system software interrupts



- Outline:
 - → the ARM 3-stage pipeline
 - the ARM7TDMI core
 - the ARM 5-stage pipeline
 - the ARM9TDMI core
 - the ARM10TDMI core
 - StrongARM & XScale
 - the ARM11 core
 - Cortex
 - hands-on: system software interrupts



The 3-stage ARM pipeline


(The original architecture which has affected on the instruction set.)

- fetch
 - the instruction is fetched from memory
- decode
 - the instruction is decoded and the datapath control signals prepared for the next cycle
- execute
 - the operands are read from the register bank, shifted, combined in the ALU and the result written back



The 3-stage ARM pipeline

instruction



- Single cycle instructions
 - ocmplete at a rate of one per clock cycle
 - intended to use (a single) memory efficiently




The University of Manchester

The 3-stage ARM pipeline

■ More complex instructions:

instruction



'STR' causes a stall while transfer occurs



The 3-stage ARM pipeline

- PC behaviour
 - 15 increments twice before an instruction executes
 - due to pipeline operation
 - therefore r15 = address of instruction + 8
 - (+12 if used after first cycle, though this is architecturally undefined)
 - in Thumb code the offset is +4
 - normally the assembler makes the necessary adjustments, e.g. in branches

This behaviour is **consistent for all ARMs**, although the pipeline structures may vary.



3-stage ARM organization

- ARM components:
 - oregister bank
 - 2 read ports, 1 write port
 - plus additional read and write ports for r15
 - barrel shifter
 - **O** ALU
 - address register and incrementer
 - memory data registers
 - instruction decoder and control




3-stage ARM organization

Separate address incrementer

Two register read ports

Barrel shifter in series with ALU





Why does this matter?

The internal structure of the processor can result in pipeline stalls (⇒ loss of performance) in some circumstances.

- Instruction dependencies
 - pipeline needs flushing and refilling when a branch is taken
 - alleviated by branch prediction
- Data dependencies
 - instruction may have to wait for the result from a previous one
 - alleviated by forwarding
 - particular problem with loads (memory is long latency)
 - code reordering can help



- Outline:
 - the ARM 3-stage pipeline
 - → the ARM7TDMI core
 - the ARM 5-stage pipeline
 - the ARM9TDMI core
 - the ARM10TDMI core
 - StrongARM & XScale
 - the ARM11 core
 - Cortex
 - hands-on: system software interrupts




The ARM7TDMI

- □ The ARM7TDMI is ...
 - on an ARM7 3-stage pipeline core, with
 - → T support for the Thumb instruction set
 - O D support for debug
 - the processor can stop on a debug event
 - → M support for long multiplies
 - I the EmbeddedICE macrocell
 - provides breakpoint and watchpoint hardware
 - described later




ARM7TDMI organization



Scan chains provide access to signals for debugging

The ARM7TDMI core interface signals






ARM7TDMI core interface signals

- Memory interface
 - ~mreq memory request
 - seq sequential address
 - together these signals indicate the sort of bus cycle which will happen next
 - they are pipelined ahead to aid memory design

mreq	seq	Cycle	Use
0	0	N	Non-sequential memory access
0	1	S	Sequential memory access
1	0	I	Internal cycle bus and memory inactive
1	1	С	Coprocessor register transfer memory inactive



ARM7TDMI core interface signals



Notes:

- or request for memory is in clock cycle before transfer occurs
- wait state insertion is possible



ARM7TDMI

- □ ARM7TDMI debug support
 - the EmbeddedICE module
 - Supports breakpoints and watchpoints
 - controlled via the JTAG test access port
 - EmbeddedICE & JTAG are covered later
- ARM7TDMI characteristics:

Process 0.35 μm Metal layers 3 Vdd 3.3V Transistors 74,209 Core area 2.1 mm² Clock 0 to 66 MHz MIPS 60 Power 87 mW MIPS/W 690

A 'modern' ARM7 (0.18 μ m) is $< \frac{1}{2}$ mm²



- Outline:
 - the ARM 3-stage pipeline
 - the ARM7TDMI core
 - → the ARM 5-stage pipeline
 - the ARM9TDMI core
 - the ARM10TDMI core
 - StrongARM & XScale
 - the ARM11 core
 - O Cortex
 - hands-on: system software interrupts



Getting higher performance

- Increase the clock rate
 - the clock rate is limited by the slowest pipeline stage
 - decrease the logic complexity per stage
 - increase the pipeline depth (number of stages)
- improve the CPI (clocks per instruction)
 - fewer wasted cycles
 - better memory bandwidth

The 5-stage ARM pipeline

- The University of Mancheste
- Fetch
- Decode
 - instruction decode and register read
- Execute
 - shift and ALU
- Memory
 - O data memory access
- Write-back



The 5-stage ARM pipeline

- Reducing the CPI
 - ARM7 uses the memory on nearly every clock cycle
 - for either instruction fetch or data transfer
 - therefore a reduced CPI requires
 more than one memory access per clock cycle
- Possible solutions are:
 - separate instruction and data memories
 - O double-bandwidth memory (e.g. ARM8)



- Outline:
 - the ARM 3-stage pipeline
 - the ARM7TDMI core
 - the ARM 5-stage pipeline
 - → the ARM9TDMI core
 - the ARM10TDMI core
 - StrongARM & XScale
 - the ARM11 core
 - Ocrtex
 - hands-on: system software interrupts




ARM9TDMI

- ☐ The ARM9TDMI is ...
 - o a 'classic' Harvard architecture 5-stage pipeline
 - separate instruction and data memory ports
 - with full support for Thumb and EmbeddedICE debug
 - aimed at significantly higher performance than the ARM7TDMI
 - enhanced pipeline (then) operated at 100-200 MHz
 - (now) up to 250MHz



ARM9TDMI pipeline




Thumb instructions are decoded directly

ARM9TDMI pipeline

PC+4

Pipeline introduces more dependencies

alleviated with forwarding paths





ARM9TDMI

- EmbeddedICE
 - o as ARM7TDMI, plus:
 - hardware single-stepping
 - breakpoints on exceptions
- On-chip coprocessor support
 - of for floating-point, DSP, and so on

Process 0.25 µm Metal layers 3 Vdd 2.5 V Transistors 111,000 Core area 2.1 mm² Clock 0-200 MHz MIPS 220 Power 150 mW MIPS/W 1,500



- Outline:
 - the ARM 3-stage pipeline
 - the ARM7TDMI core
 - the ARM 5-stage pipeline
 - the ARM9TDMI core
 - → the ARM10TDMI core
 - StrongARM & XScale
 - the ARM11 core
 - O Cortex
 - hands-on: system software interrupts




ARM10TDMI

- □ The ARM10TDMI is ...
 - aimed at significantly higher performance than the ARM9TDMI
 - achieved through use of:
 - higher clock rate
 - 64-bit I- and D-memory buses
 - branch prediction
 - hit-under-miss D-memory interface



ARM10TDMI pipeline

6-stage pipeline



- Additional time allowed for
 - I- and D-memory accesses
 - instruction decode



- Outline:
 - the ARM 3-stage pipeline
 - the ARM7TDMI core
 - the ARM 5-stage pipeline
 - the ARM9TDMI core
 - the ARM10TDMI core
 - → StrongARM & XScale
 - the ARM11 core
 - Cortex
 - hands-on: system software interrupts




StrongARM & XScale

- Most ARM implementations are designed by ARM Ltd.
- Two notable exceptions:
 - StrongARM
 - designed by Digital, later bought by Intel
 - now largely obsolete
 - XScale
 - designed by Intel
 - current
 - up to 800 MHz

Both of these were designed primarily for high performance Used for proprietary devices

XScale™ pipeline



- another deep pipeline
- (unpredicted) branches are expensive
- O data (memory) dependencies cause stalls



- Outline:
 - the ARM 3-stage pipeline
 - the ARM7TDMI core
 - the ARM 5-stage pipeline
 - the ARM9TDMI core
 - the ARM10TDMI core
 - StrongARM & XScale
 - → the ARM11 core
 - O Cortex
 - hands-on: system software interrupts




ARM11

- Most recent available ARM core (from ARM Ltd.)
- process portable
- high speed
 - faster clock (~550MHz)
 - O deeper pipeline
 - also to accommodate DSP operations
 - improved branch prediction



ARM11 pipeline

■ 8-stage pipeline



- Parallel ALU and data access (especially during LDM/STM)
- 'Hit under Miss' in 'data1' alleviates cache miss stalls



ARM 11 branch prediction

- Two-level dynamic branch prediction
 - constant offset branches
 - 128 entry, direct mapped (addr_[9:3])
 - cost: 1 or 0 cycles if successful (taken/not taken)
- Static branch prediction
 - constant offset branches ...
 - that miss the dynamic predictor
 - cost: 4 cycles if successful
- Return stack
 - three entries
 - Pushes on BL or BLX (inc. BLX Rn)
 - Pops on: {BX lr; MOV pc, lr; LDR pc, [sp], #n; LDMIA sp!, {...,pc}}
 - cost: 4 cycles if successful



ARM 11 dependencies

- Data operations forward results
- Load operations impose an extra two cycle penalty (cache hit)
- Memory operations require their address registers early

```
Thus:
         r2, r1, r0 ; produce R2
    ADD
         r4, r3, r2 ; consume R2 - no stall
    ADD
    LDR r2, [r1]
                 ; load r2
         r4, r3, r2
                       ; lose 2 cycles waiting
    ADD
         r2, r1, r0; produce R2
    ADD
         r4, [r2] ; lose one cycle
    LDR
       r2, [r1]
    LDR
         r4, [r2]
                 ; lose 3 cycles in total
    LDR
```

a few other dependencies may be seen from the pipeline figure



- Outline:
 - the ARM 3-stage pipeline
 - the ARM7TDMI core
 - the ARM 5-stage pipeline
 - the ARM9TDMI core
 - the ARM10TDMI core
 - StrongARM & XScale
 - the ARM11 core
 - **→** Cortex
 - hands-on: system software interrupts



CortexTM

- Three 'flavours':
 - Cortex-A Series
 - applications processors
 - ARM, Thumb and Thumb-2 instruction sets
 - Ocrtex-R Series
 - embedded processors for real-time systems.
 - ARM, Thumb, and Thumb-2 instruction sets
 - Ocrtex-M Series
 - deeply embedded/cost sensitive processors
 - Thumb-2 instruction set only



Cortex-M3

- ☐ First of the line
 - Thumb-2 only
 - onew design
 - 3-stage pipeline
 - Harvard core
 - small core
 - $\sim \frac{1}{2}$ mm² (excluding cache)
 - O performance (0.18μm):
 - − ~100 MHz
 - ~8000 MIPS/W



The University of Manchester

Hands-on: system software – interrupts

- Look further into ARM system software issues
 - Write an interrupt handler
 - Use it to trigger a context switch

Follow the 'Hands-on' instructions