

Outline:

- O the ARM coprocessor interface
- floating-point support
- O MOVE coprocessor
- **O** CP15, CP14

Ands-on: system software - semaphores



Outline:

the ARM coprocessor interface

○ floating-point support

- O MOVE coprocessor
- **O** CP15, CP14

Ands-on: system software - semaphores



- ARM supports a generic extension of its instruction set through coprocessors
 - coprocessors have:
 - private registers and data types
 - their own interpretation of instructions
 - Example coprocessors:
 - hardware floating point the VFP10
 - on-chip cache and MMU control
 - application specific (e.g. $MOVE^{\mathbb{R}}$)



- follow the ARM load/store model:
 - O coprocessor data processing instructions
 - operate on values in coprocessor registers
 - O coprocessor data transfer instructions
 - move values between memory and coprocessor registers
 - and in addition:
 - coprocessor register transfers
 - move values between ARM and coprocessor registers



Coprocessor data processing instructions

31 28	8 27	24 23	20 19	16 15	12 11	8 7	54	3 0
cond	1 1 1	0 Co	p1 Cl	Rn C	Rd CF	P# Co	p2 0	CRm


CDP{<cond>} Pcp, Cop1, CRd, CRn, CRm, Cop2

CP# specifies the coprocessor number:

- it performs the operation specified by Cop1 and Cop2 on data in CRn and CRm, putting the result in CRd
- other interpretations are possible!



Coprocessor data transfer instructions



```
LDC{<cond>}{L} Pcp, CRd, <addressing mode>
STC{<cond>}{L} Pcp, CRd, <addressing mode>
```



Coprocessor register transfer instructions


31 24 23 16 15 12 11 28 27 21 20 19 8 4 3 5 () 0|Cop2|L| CRn Rd CP# cond Cop2

load from coprocessor/store to coprocessor

- O move a 32-bit value between the coprocessor and ARM
 - e.g.: floating-point FIX, FLOAT and compare
 - if Rd = r15, load is to CPSR (flags only)



Coprocessor register transfer instructions



O move a 64-bit value between the coprocessor and ARM

- **)** e.g. FMDRR Dm, Rd, Rn
 - Floating point 64-bit move
- Rd := lower half of Dm Rn := upper half of Dm
- note: registers are specified independently



- □ Later ARMs (from v5) also have:
 - O CDP2
 - O LDC2/STC2
 - O MCR2/MCR2
 - O MCRR2/MRCC2
- □ These are the same as above except:
 - they use the former 'NV' (1111) condition
 - they are always, unconditionally, executed



Coprocessor mnemonics

- Generic coprocessor mnemonics specify the fields in the instructions
- **e.g.** MCR p10, 0, R1, CR2, 0 ;

• Sometimes more informative forms exist!

- FMSR S4, R1 ; FP Move R1 to S2
- p10 is the (single precision) floating point coprocessor

Other classes or operations have similar syntax

The University of Manchester



- Coprocessors are attached to the ARM memory bus. They:
 - Watch the instruction traffic on the bus
 - O copy instructions into a pipeline
 - which mimics ARMs instruction pipeline
 - O execute those instructions with the right CP#
 - though they may also decline to do so



Issues:

O not all instructions entering the ARM pipeline are executed

- those following a branch are not
- O coprocessor instructions are conditionally executed
- the coprocessor may be absent
 - if present, it may be busy
- the coprocessor controls the data types




- ~CPI from ARM to all coprocessors
 - coprocessor instruction
 - ARM has identified a coprocessor instruction and wishes to execute it
- O CPA from the coprocessor(s) to ARM
 - coprocessor absent
 - no coprocessor present can execute it
- CPB from the coprocessor(s) to ARM
 - coprocessor busy
 - a coprocessor can execute it, but not yet



Interface timing

○ shows coprocessor busy, then available



~CPI	CPA	СРВ	Meaning	Action
1	_	-	Not a (taken) coprocessor operation.	Do nothing
0	1	1	No coprocessor recognises this operation	Illegal instruction trap
0	0	1	Coprocessor may accept instruction in future	Stall pipeline
0	0	0	Coprocessor committed to operation	Coprocessor operation



Outline:

- O the ARM coprocessor interface
- → floating-point support
- O MOVE coprocessor
- **O** CP15, CP14

Ands-on: system software - semaphores



Floating-point data types

□ single precision:

31 30	28	23 22		0
S	exponent		fraction	

 \bigcirc value = (-1)^S x 1.fraction x 2^(exponent-127)

double precision:

31 30	20	19	0		
S	exponent	fraction (most significant part)			
31			0		
fraction (least significant part)					

Floating point support

Float

MANCHEstER

- Floating-point instructions
 - O map into the coprocessor instruction space
 - will use coprocessor if present ...
 - O ... otherwise trap into software emulator
- Floating-point library
 - Will not use coprocessor even if present
 - Isster than software emulator
 - O can be called from Thumb code
 - Thumb has no coprocessor instructions



Floating point support

□ VFP10

- vector floating-point unit
 - includes vector instructions that perform multiple operations
- exploits ARM1020Es 64-bit cache interface
 - and later ...
- can deliver 800 MFLOPS at 400 MHz
 - one load/store and one arithmetic operation per clock cycle (in vector mode)



Floating point support

VFP10 is coprocessor number 10

O also CP11 if double precision implemented

IEEE 754 subset

O supports single (32-) and (possibly) double (64-) bit fp formats

O most functions in hardware

- does not support
 - remainder
 - binary \Leftrightarrow decimal
 - round-to-integer

VFP architecture

FPSID

FPSCR

FPEXC

MANCHEstER

- O 32 single precision registers
 - may overlap 16 double precision registers (bit mappings vary)
- Each 'S' register can hold: a single precision float or a 32-bit integer
- O Can process short vectors as well as scalars
 - up to 8 single precision
 - up to 4 double precision

S 0	S1
S2	S3
S4	S5
S 6	S7
S8	S9
S10	S11
S12	S13
S14	S15
S16	S17
S18	S19
S20	S21
S22	S23
S24	S25
S26	S27
S28	S29
S30	S31

	_
D0	
D1	
D2	
D3	
D4	
D5	
D6	
D7	
D8	
D9	
D10	
D11	
D12	
D13	
D14	
D15	I



VFP system registers

MANCHEstER

1824

Floating point system ID register (FPSID)								
31 2	24 23 22 21 20 19	16 15	87	4 3	0			
implementor	SW format SNG archite	ecture part nu	umber varia	ant revis	sion			

Solution Status and control register (FPSCR)

31 30 29 28 27
25 24 23 22 21 20 19 18
16 15
13 12 11 10 9 8 7
5 4 3 2 1 0

NZCV000FZ
FZ
RMODE
STRIDE
Ien
0 0 0
IXE

- flags, rounding, vector length, exception control ...

Floating point exception register (FPEXC)

31 30 29

implementation defined



- Load and store from/to memory
 - O includes some multiple register moves
- □ Transfers from/to ARM registers
- Copy/negate/absolute value Add/subtract/multiply/divide/square root
 - O single values or short vectors
- Comparisons
- Floating point/integer conversion



Floating point Add, Single precision

FADDS{<cond>} <Sd>, <Sn>, <Sm> 31 28 27 24 23 20 19 16 15 12 11 8 7 4 3 0 cond 1 1 1 0 0 D 1 1 Sn Sd 1 0 1 0 N 0 M 0 Sm

○ {D, N, M} are LSBs of register specifiers

Floating point Divide, Double precision

FDIVD{<cond>} <Dd>, <Dn>, <Dm> 31 28 27 24 23 20 19 16 15 12 11 8 7 4 3 0 cond 1 1 1 0 1 0 0 0 Dn Dd 1 0 1 1 0 0 0 Dm



Floating point Load, Single precision

 $FLDS{<cond>} <Sd>, [<Rn>, #offset*4]$

 31
 28 27
 24 23 22 21 20 19
 16 15
 12 11
 8 7
 0

 cond
 1
 1
 0
 1
 0
 1
 Rn
 Sd
 1
 0
 1
 0
 0

□ Floating point Load Multiple, Double precision

FLDM<mode>D{<cond>} Rn{!}, <registers>

31 28 27	25 24 23 22 21 20 19	16 15	12 11 8	7 0
cond 1 1		Rn Do	1011	offset



The University of Manchester

Floating point Move, Single precision from Register

 $FMSR{<cond>} <Sn>, <Rd>$

 31
 28 27
 24 23
 20 19
 16 15
 12 11
 8 7 6 5 4 3
 0

 cond
 1 1 1 0 0 0 0 0
 Sn
 Rd
 1 0 1 0 0 0 1 0 0 0
 0 0 0 0

□ Floating point Move to Register from System Register

FMRX{<cond>} <Rd>, <reg>

 31
 28 27
 24 23
 20 19
 16 15
 12 11
 8 7 6 5 4 3
 0

 cond
 1 1 1 0 1 1 1 reg
 Rd
 1 0 1 0 0 0 1 0 0 0 0

```
> = {FPSID, FPSCR, FPEXC}
```



Outline:

- O the ARM coprocessor interface
- floating-point support
- → MOVE coprocessor
- **O** CP15, CP14

Ands-on: system software - semaphores



MOVE[®] coprocessor

- A video encoding acceleration coprocessor
 - O to accelerate Motion Estimation (e.g. MPEG)
 - implements an 8 x 8 byte 'block buffer'
 - major function is SAD (Sum of Absolute Differences)
 - compare 8 x 8 pixel blocks
 - O has own mnemonics (starting with 'U')



Outline:

- O the ARM coprocessor interface
- floating-point support
- O MOVE coprocessor
- → CP15, CP14

Ands-on: system software - semaphores



CP15, CP14

- These two 'coprocessors' are interfaces to system functions
 - O outside the memory space

CP15 is the **system control** coprocessor

- O cache, MMU, paging, etc. control and status
- O more details in 'Memory Hierarchy Support' section

CP14 is the **debug** coprocessor

- D breakpoint, watchpoint, etc. control and status
- O more details in 'System Development' section



Hands-on: System Software Semaphores

Look further into ARM system software issues

• Use a semaphore to perform atomic I/O

Follow the 'Hands-on' instructions