These features are evident at a number of levels in the design. For example, the cache is micropipelined to increase its throughput, at the architectural level there is an arbitration free non-blocking line fetch mechanism while at the circuit design level there is a power-saving RAM sense amplifier control circuit.
A significant property of the cache system is its ability to cycle in a data dependent way which allows the system to approach average case performance.