1st April 2010

															,											Т	,					1 1
	Month	1	2 3	4	5	6	7 8	1 8	9 10	11	12	13 1	4 1	5 1	6 17	18	19	20	21	22	23	24	25 2	26 2	27 20	3 29	30	31	32 :	33 3	4 3	i 36
1	Project management		-	_			-	-	-		_	_	-	-		_						_		-		Þ	-			-	-	
24																										L						
2.1 2.2	GALS solution analysis Definition of interfaces																									L						
2.2	Optimization of interfaces				Š	2																				L						
2.5					ľ																					L						
3.1	Extension of standard cell library							H	-		_															L						
3.2	Library of GALS interface IPs										Τ															L						
3.3	Library of asynchronous IPs																					┥				L						
3.4	Website for asynchronous IPs																					ſ										
3.5	GALS IP generators																									L						
3.6	Enhancing the library by NoC																									L						
3.7.1	Design jitter cont. circuits (130nm)															1										L						
3.7.2	Design(45nm) & analysis(130nm)																							÷	-	t						
3.7.3	Analysis, comparison,w riteup																									L						
																										L						
4.1	Co-simulation backplane																															
4.2.1	HDL co-simulation support/Verilog				-																											
4.2.2 4.3	HDL co-simulation support/Other Simulation feedback																															
4.3 4.4	FPGA co-emulation and debugging							Т																		L						
4.5.1	CAD tools inter. layer/Verilog																									L						
4.5.2	CAD tools inter. layer/Other											-														L						
4.6	Co-simulation optimisation																									L						
4.7	GALS on FPGA																									L						
																										L						
5.1	Co-visualisation static		÷.																							L						
5.2	Co-visualisation dynamic																									L						
5.3	Coordinated environment				Ċ																					L						
5.4	Integration of transaction level							t																		L						
5.5	Converters and wrappers																									L						
5.6	C++ architecture of the GALS IDE																									L						
5.7	IDE design and implementation																			\triangleleft	>					L						
5.8	Computer-aided debugging																								✨	L						
5.9.1	Integrating the xpipes to GALS																	_								L						
5.9.2	Tool support for xpipes																									L						
5.10	Test flow analysis																		_							L				L		
5.11	GALS design flow tutorial																									L				-	-	
6.1	xpipes -> mesochronous links																									L						
6.2	GALS for switch-to-switch										Т		T	┢					_							L						
6.3	Crossbenchmarking													E	Τ						h		_			╋						
6.4	GALS NoC interfaces										_										ľ	Т		Τ	Τ	Т						
6.5	CHAINworks extension										Т								_							L						
																										L						
7.1	Investigating EMI in GALS										t	_														L						
7.2	Low-power GALS design													÷												L						
7.3	Process variation in GALS																					-		-	-	t						
<u>.</u> .																																
8.1	Feasibility study for GALS NoC																															
8.2	GALS/Sync design&fabrication																				ŀ					╋						
8.3	Measurement and evaluation																												-	-		
8.4 8.5	Evaluation of the GALS design flow Evaluation of tools inter. framework																															-
0.0	Evaluation of tools inter. Inamework																									ľ						
9	Dissemination																									┢						
-							1	T	I		Τ		T	T	1							Т		T			1			I	T	