

# SpiNNaker: A Large-Scale Universal Spiking Neural Network Architecture

Sergio Davies & Francesco Galluppi

APT group  
The University of Manchester




# SpiNNaker project

## Multi-core CPU node

18 ARM968 processors  
to model large-scale  
systems of spiking  
neurons

Scalable up to systems  
with 10,000s of nodes  
over a million processors  
>10<sup>8</sup> MIPS total



# Map Neural Networks to SpiNNaker

A Universal Spiking Neural Network Architecture

## Application dynamics:

Neuron/Synapse/Plasticity

ITCM

## Neuron data

parameters, state variables

DTCM


## Connectivity Information

ROUTER

## Synaptic Data:


weight, delay, type of synapse

SDRAM





SpiNNaker

# SpiNNaker system






# SpiNNaker chips



# Features of the SpiNNaker chip



- Native parallelism
- Event-driven processing
- Incoherent memory
- Incremental reconfiguration





# Neural simulation





Timer  
interrupt



Neuron  
input



Differential  
equation  
computation




172.495, 7.97723







Spike emission



# Incoming spikes



172.495, 7.97723



Spike incoming  
(interrupt received)

Retrieving  
synaptic  
weights


Synaptic  
plasticity  
(STDP)

Adding the  
new input in  
the delay  
buffer








# The delay buffer



- 1 millisecond each slot (a.k.a. bin);
- 16 slots for a maximum delay of 16 millisecond;
- Incoming spikes adds synaptic weights in the correspondent slot;


# Spike Timing Dependent Plasticity



# Implementation

## Triggering the STDP algorithm


### The usual way:



STDP is triggered on:

- Pre-synaptic spike arrival (LTD)
- Post-synaptic spike emission (LTP)


### The SpiNNaker way:




- STDP is triggered only on pre-synaptic spike arrival (LTD and LTP)
- Weights are available only at pre-synaptic spike arrival.
- Since LTP needs future information, the algorithm needs to be deferred until the time window is filled

# Data generation

## Neural network structure



## Simulator model



# Thank you!!!





# Back-up slides





# Implementation

## Representation of spike timestamp

### Pre-synaptic timestamp

Needed only when a pre-synaptic spike arrives. Stored as header of the synaptic weight block




### Post-synaptic timestamp

Needed at all time. Stored in processor's local memory

Neuron 0	32b Coarse Time	64b Fine Time
Neuron 1	32b Coarse Time	64b Fine Time
Neuron 2	32b Coarse Time	64b Fine Time
		⋮

# Implementation

## Length of timing records



The STDP is triggered when an incoming spike pushes an old input record into the carry bit

However, if the input arrives at very low rate the output generated pushes forward the previous records and the history will be lost.