Go to main content

School of Computer Science Intranet

APT research areas

Discover our main research areas

Adding Testability to an Asynchronous Interconnect for GALS SoC

Efthymiou, A. Bainbridge, J. Edwards, D.A.


Asynchronous circuits offer great potential for solving the interconnect problems faced by system-on-chip designers, but their adoption has been held back by a lack of methodology and support for fabrication testing of such circuits. This paper addresses this problem using a partial scan approach which achieves a test coverage of 99.5% on the CHAIN network-on-chip interconnect fabric which is used as an example. Test patterns are generated by a custom program automatically, given the topology of the interconnect. In comparison to standard, asynchronous, full-scan LSSD methods, area savings in the order of 50% are noted.

PDF (93K). IEEE Copyright