Go to main content

School of Computer Science Intranet

APT research areas

Discover our main research areas

AMULET3 Revealed

J. D. Garside, S. B. Furber and S-H Chung


AMULET3 is the third fully asynchronous implementation of the ARM architecture designed at the University of Manchester. It implements the most recent version of the ARM architecture (v4T), including the Thumb instruction set. Significant architectural changes from its predecessors help achieve higher performance without sacrificing the advantages of asynchronous design and some new power-saving features have been incorporated.

This paper outlines the AMULET3 microprocessor core, highlighting where this design differs from its predecessors. Most notable among the changes are the use of a Harvard architecture to increase memory bandwidth and the inclusion of a reorder buffer to handle data forwarding and memory faults.

PDF (96K) IEEE Copyright Conference slides (101K, PDF).