Scalable Communications for a Million-Core Neural Processing Architecture
Cameron Patterson; Jim Garside, Eustace Painkras, Steve Temple, Luis A Plana, Javier Navaridas, Thomas Sharp, Steve Furber
Abstract
The design of a new high-performance computing platform to model biological neural networks required scalable, layered communications in both hardware and software. SpiNNaker's hardware is based upon Multi-Processor Systems-on-Chip (MPSoCs) with flexible, power-efficient, custom communication between processors and chips. The architecture scales from a single 18-processor chip to over 1 million processors and to simulations of billion-neuron, trillion-synapse models, with tens of trillions of neural spike-event packets conveyed each second. The communication networks and overlying protocols are key to the successful operation of the SpiNNaker architecture, designed together to maximise performance and minimise the power demands of the platform. SpiNNaker is work in progress, having recently reached a major milestone with the delivery of the first MPSoCs. This paper presents the architectural justification, which is now supported by preliminary measured results of silicon performance, indicating that it is indeed scalable to a million-plus processor system.