Advanced Processor Technologies Home
APT Advanced Processor Technologies Research Group

High-level Synthesis of GALS Systems

M. Jelodari, J. Garside


The aim of this research is to automate the synthesis process of synchronous elastic (SE) systems whilst exploiting the advantages of data-flow concurrency of asynchronous design. This approach automates the integration of synchrony and asynchrony. Therefore, it makes it possible to investigate high level synthesis of Globally Asynchronous Locally Synchronous (GALS) systems without the need to build trivial links and ports and the adhoc insertion of synchronisers etc. Our proposed method enables the designer to use a unified language to develop flexible multiclocked SoCs.

IEEE Copyright